74HC688D Nexperia

INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines 74HC/HCT688 8-bit magnitude comparator December 1990 Product specication File under Integrated Circuits, IC06Philips Semiconductors Product specication 8-bit magnitude comparator 74HC/HCT688 FEATURES GENERAL DESCRIPTION Compare two 8-bit words The 74HC/HCT688 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL Output capability: standard (LSTTL). They are specified in compliance with JEDEC I category: MSI CC standard no. 7A. The 74HC/HCT688 are 8-bit magnitude comparators. They perform comparison of two 8-bit binary or BCD words. The output provides P = Q. QUICK REFERENCE DATA GND = 0 V T =25 C t =t = 6 ns amb r f TYPICAL SYMBOL PARAMETER CONDITIONS UNIT HC HCT t t propagation delay C = 15 pF V =5 V PHL/ PLH L CC P , Q to P =Q 1717ns n n E to P = Q 8 12 ns C input capacitance 3.5 3.5 pF I C power dissipation capacitance per package notes 1 and 2 30 30 pF PD Notes 1. C is used to determine the dynamic power dissipation (P in W): PD D 2 2 P =C V f + (C V f ) where: D PD CC i L CC o f = input frequency in MHz i f = output frequency in MHz o 2 (C V f ) = sum of outputs L CC o C = output load capacitance in pF L V = supply voltage in V CC 2. For HC the condition is V = GND to V I CC For HCT the condition is V = GND to V - 1.5 V I CC ORDERING INFORMATION See 74HC/HCT/HCU/HCMOS Logic Package Information. December 1990 2