Memory Module Speci cations KVR16LE11L/8 8GB 2Rx8 1G x 72-Bit PC3L-12800 CL11 240-Pin ECC DIMM DESCRIPTION SPECIFICATIONS This document describes ValueRAM s 1G x 72-bit (8GB) CL(IDD) 11 cycles DDR3L-1600 CL11 SDRAM (Synchronous DRAM), 2Rx8, ECC, Row Cycle Time (tRCmin) 48.125ns (min.) low voltage, memory module, based on eighteen 512M x 8-bit Refresh to Active/Refresh 260ns (min.) FBGA components. The SPD is programmed to JEDEC stan- Command Time (tRFCmin) dard latency DDR3-1600 timing of 11-11-11 at 1.35V or 1.5V. Row Active Time (tRASmin) 35ns (min.) This 240-pin DIMM uses gold contact fingers. The electrical Maximum Operating Power (1.35V) = 1.956 W* and mechanical specifications are as follows: (1.50V) = 2.443 W* UL Rating 94 V - 0 o o C to 85 C Operating Temperature 0 FEATURES o o Storage Temperature -55 C to +100 C JEDEC standard 1.35V (1.28V ~ 1.45V) and 1.5V (1.425V ~ 1.575V) Power Supply *Power will vary depending on the SDRAM. VDDQ = 1.35V (1.28V ~ 1.45V) and 1.5V (1.425V ~ 1.575V) 800MHz fCK for 1600Mb/sec/pin 8 independent internal bank Programmable CAS Latency: 11, 10, 9, 8, 7, 6 Programmable Additive Latency: 0, CL - 2, or CL - 1 clock 8-bit pre-fetch Burst Length: 8 (Interleave without any limit, sequential with starting address 000 only), 4 with tCCD = 4 which does not allow seamless read or write either on the fly using A12 or MRS Bi-directional Differential Data Strobe Thermal Sensor Grade B Internal(self) calibration : Internal self calibration through ZQ pin (RZQ : 240 ohm 1%) On Die Termination using ODT pin Average Refresh Period 7.8us at lower than TCASE 85C, 3.9us at 85C < TCASE < 95C Asynchronous Reset PCB: Height 0.740 (18.75mm), double sided component Continued >> Document No. VALUERAM1358-001.A00 08/06/13 Page 1MODULE DIMENSIONS: Document No. VALUERAM1358-001.A00 Page 2