W65C265S8QG-8

May 8, 2020 W65C265S Datasheet W65C265S 8/16-bit Microcontroller WDC reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. Information contained herein is provided gratuitously and without liability, to any user. Reasonable efforts have been made to verify the accuracy of the information but no guarantee whatsoever is given as to the accuracy or as to its applicability to particular uses. In every instance, it must be the responsibility of the user to determine the suitability of the products for each application. WDC products are not authorized for use as critical components in life support devices or systems. Nothing contained herein shall be construed as a recommendation to use any product in violation of existing patents or other rights of third parties. The sale of any WDC product is subject to all WDC Terms and Conditions of Sales and Sales Policies, copies of which are available upon request. Copyright (C) 1981-2020 The Western Design Center, Inc. All rights reserved, including the right of reproduction in whole or in part in any form. www.WDC65xx.com 1 May 8, 2020 W65C265S Datasheet TABLE OF CONTENTS DOCUMENT REVISION HISTORY .......................................................................................................... 5 1 INTRODUCTION ..................................................................................................................................... 6 1.1 KEY FEATURES OF THE W65C265S ........................................................................................... 6 1.2 Functional Block Diagram .................................................................................................................. 7 2 FUNCTION DESCRIPTION .................................................................................................................. 8 2.1 W65C816 Static 8/16-bit Microprocessor Core ............................................................................. 8 2.2 Monitor ROM ........................................................................................................................................ 8 2.3 SRAM ..................................................................................................................................................... 8 2.4 Priority Interrupt Controller Module Information ............................................................................. 8 2.4.1 Emulation Mode Priority Encoded Interrupt Vector Module ........................................ 9 2.4.2 Native Mode Priority Encoded Interrupt Vector Module ............................................. 10 2.5 Memory Map ....................................................................................................................................... 11 2.5.1 Communication Register Memory Map ......................................................................... 12 2.5.2 Timer Register Memory Map ........................................................................................... 13 2.5.3 Control and Status Register Memory Map.................................................................... 14 2.5.4 I/O Register Memory Map ................................................................................................ 15 2.6 Bus Control Register (BCR) ............................................................................................................. 16 2.6.1 Bus Control Register (BCR) Description ....................................................................... 17 2.7 Timers .................................................................................................................................................. 18 2.7.1 Timer Functions ................................................................................................................. 19 2.7.2 Timer Control Register (TCR) Description .................................................................... 19 2.7.3 Timer Enable Register (TER) Description .................................................................... 20 2.8 Interrupt Flag Registers (TIFR, EIFR, UIFR) ................................................................................ 21 2.8.1 Timer Interrupt Enable Register (TIER) Description ................................................... 22 2.8.2 Timer Interrupt Flag Register (TIFR) Description ........................................................ 23 2.8.3 Edge Interrupt Enable Register (EIER) Description .................................................... 24 2.8.4 Edge Interrupt Flag Register (EIFR) Description ......................................................... 25 2.8.5 UART Interrupt Enable Register (UIER) Description .................................................. 26 2.8.6 UART Interrupt Flag Register (UIFR) Description ....................................................... 27 2.9 Universal Asynchronous Receiver/Transmitters (UARTs)......................................................... 28 2.9.1 Transmitter Operation ....................................................................................................... 28 2.9.2 UART Data Register Description .................................................................................... 28 2.9.3 Transmitter Mode with Parity ........................................................................................... 29 2.9.4 Receiver Operation ............................................................................................................ 29 2.9.5 Data Timing for 7-bit Data without Parity and two stop bits.................................... 29 2.9.6 UART RXD and TXD Data Rate Generation.......................................................................... 30 2.9.7 Asynchronous Control and Status Registers (ACSRx) Description ......................... 31 2.10 Parallel Interface Bus (PIB) ........................................................................................................... 32 2.10.1 PIB Enable Register (PIBER) Description .................................................................. 33 2.10.2 PIB Flag Register (PIBFR) Description ....................................................................... 34 2.11 Twin Tone Generators .................................................................................................................... 35 2.12 System Speed Control Register (SSCR) .................................................................................... 37 www.WDC65xx.com 2