Product Information


IS42S16160D-6TLI electronic component of ISSI

DRAM Chip SDRAM 256Mbit 16Mx16 3.3V 54-Pin TSOP-II

Manufacturer: ISSI
This product is classified as Large/Heavy, additional shipping charges may apply. A customer service representative may contact you after ordering to confirm exact shipping charges

Price (USD)

108: USD 9.0001 ea
Line Total: USD 972.0108

0 - Global Stock
MOQ: 108  Multiples: 108
Pack Size: 108
Availability Price Quantity
0 - Global Stock

Ships to you between Fri. 06 Oct to Thu. 12 Oct

MOQ : 108
Multiples : 108
108 : USD 9.0001

Product Category
Mounting Style
Package / Case
TSOP - 54
Data Bus Width
16 bit
Memory Size
256 mb it
Maximum Clock Frequency
166 MHz
Access Time
6 ns
Supply Voltage - Max
3.6 V
Supply Voltage - Min
3 V
Supply Current - Max
180 mA
Minimum Operating Temperature
- 40 C
Maximum Operating Temperature
+ 85 C
Is42s16160d - 6
16 M X 16
Factory Pack Quantity :
Show Stocked Products With Similar Attributes. LoadingGif
Image Description
IS31AP2005-DLS2-EB electronic component of ISSI IS31AP2005-DLS2-EB
IS31AP2005 - 1-Channel (Mono) Output Class D Audio Amplifier Evaluation Board
Stock : 1
IS31SE5100-QFLS2-EB electronic component of ISSI IS31SE5100-QFLS2-EB
Touch Sensor Development Tools Eval Board for IS31SE5100
Stock : 1
IS25LP256D-RMLE electronic component of ISSI IS25LP256D-RMLE
NOR Flash 256Mb QPI/QSPI, 16-pin SOP 300Mil, RoHS, dedicated reset pin
Stock : 1
IS29GL256-70SLET electronic component of ISSI IS29GL256-70SLET
Stock : 2400
IS25LP512M-RMLE electronic component of ISSI IS25LP512M-RMLE
NOR Flash Serial-SPI 2.5V/3.3V 512M-Bit 64M X 8Bit 7ns/8.5ns 16-Pin SOIC
Stock : 1
IS25LP064A-JBLA3 electronic component of ISSI IS25LP064A-JBLA3
NOR Flash 64M 2.3-3.6V 133Mhz Serial NOR Flash
Stock : 0
IS31FL3236A-QFLS2-EBCYCLE electronic component of ISSI IS31FL3236A-QFLS2-EBCYCLE
LED Lighting Development Tools Eval Board for IS31FL3236A
Stock : 1
IS31FL3743A-QULS4-EB electronic component of ISSI IS31FL3743A-QULS4-EB
LED Lighting Development Tools Eval Board for IS31FL3743A
Stock : 1
IS31LT3117-ZLS4-EB electronic component of ISSI IS31LT3117-ZLS4-EB
LED Lighting Development Tools Eval Board for IS31LT3117
Stock : 0
IS31FL3732A-QFLS2-EB electronic component of ISSI IS31FL3732A-QFLS2-EB
LED Lighting Development Tools Eval Board for IS31FL3732A
Stock : 1
Image Description
IS42S16320F-7BL electronic component of ISSI IS42S16320F-7BL

DRAM 512M, 3.3V, SDRAM, 32Mx16, 143MHz, 54 ball BGA (8mmx13mm), RoHS
Stock : 85

AS4C32M16D1-5TCN electronic component of Alliance Memory AS4C32M16D1-5TCN

Alliance Memory DRAM 512Mb, 3.3V, 200Mhz 32M x 16 DDR
Stock : 1

IS43TR16640BL-125JBL electronic component of ISSI IS43TR16640BL-125JBL

DRAM 1G, 1.35V, DDR3L, 64Mx16, 1600MT/s @ 10-10-10, 96 ball BGA (9mm x13mm) RoHS
Stock : 1

Hot IS43DR16320E-25DBLI electronic component of ISSI IS43DR16320E-25DBLI

DRAM 512M 32Mx16 400MHz DDR2 1.8V
Stock : 2090

MT48LC4M32B2P-6A:L TR electronic component of Micron MT48LC4M32B2P-6A:L TR

Stock : 0

IS42S32800J-75EBL electronic component of ISSI IS42S32800J-75EBL

DRAM 256M, 3.3V, SDRAM, 8Mx32, 133Mhz @ CL2, 90 ball BGA (8mmx13mm) RoHS
Stock : 0

IS43DR86400E-3DBLI electronic component of ISSI IS43DR86400E-3DBLI

DRAM 512M, 1.8V, DDR2, 64Mx8, 333Mhz @ CL5, 60 ball BGA (8mmx10.5mm) RoHS, IT
Stock : 0

AS4C128M8D3LB-12BIN electronic component of Alliance Memory AS4C128M8D3LB-12BIN

DRAM 1G 1.35V 800MHz 128Mx8 DDR3 I-Temp
Stock : 1

IS43R16320F-6TLI electronic component of ISSI IS43R16320F-6TLI

DRAM 512M 32Mx16 166MHz DDR 2.5V
Stock : 0

W631GG6NB-12 electronic component of Winbond W631GG6NB-12

DRAM 1Gb DDR3 SDRAM, x16, 800MHz
Stock : 1

IS42S83200D, IS42S16160D IS45S83200D, IS45S16160D 32Megx 8, 16Megx16 DECEMBER2011 256-MBITSYNCHRONOUSDRAM OVERVIEW FEATURES ISSI s 256Mb Synchronous DRAM achieves high-speed Clock frequency: 166, 143 MHz data transfer using pipeline architecture. All inputs and Fully synchronous all signals referenced to a outputs signals refer to the rising edge of the clock input. positive clock edge The 256Mb SDRAM is organized as follows . Interna lbank for hiding row access/precharge IS42S83200D IS42S16160D Single Power supply: 3.3V + 0.3V 8M x 8 x 4 Banks 4M x16x4 Banks LVTTL interface 54-pin TSOPII 54-pin TSOPII Programmable burst length 54-ball BGA 54-ball BGA (1, 2, 4, 8, full page) Programmable burst sequence: KEY TIMINGP ARAMETERS Sequential/Interleave Parameter -6 -7 -75E Unit Auto Refresh (CBR) Clk Cycle Time Self Refresh CAS Latency = 3 6 7 ns 8K refresh cycles every 16 ms (A2 grade) or CAS Latency = 2 10 10 7.5 ns 64 ms (commercial, industrial, A1 grade) Clk Frequency CAS Latency = 3 166 143 Mhz Random column address every clock cycle CAS Latency = 2 100 100 133 Mhz Programmable CAS latency (2, 3 clocks) Access Time from Clock Burst read/write and burst read/single write CAS Latency = 3 5.4 5.4 ns operations capability CAS Latency = 2 6.5 6.5 5.5 ns Burst termination by burst stop and precharge command ADDRESS TABLE OPTIONS Parameter 32M x 8 16M x 16 Package: Configuration 8M x 8 x 4 4M x 16 x 4 54-pin TSOP-II banks banks 54-ball BGA Refresh Count Com./Ind. 8K/64ms 8K/64ms Operating Temperature Range: A1 8K/64ms 8K/64ms o o Commercial (0C to +70C) A2 8K/16ms 8K/16ms o o Industrial (-40C to +85C) Row Addresses A0-A12 A0-A12 o o Automotive Grade A1 (-40C to +85C) Column Addresses A0-A9 A0-A8 o o Automotive Grade A2 (-40C to +105C) Bank Address Pins BA0, BA1 BA0, BA1 Auto Precharge Pins A10/AP A10/AP Copyright 2010 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time with- out notice . ISSI assumes no liability arising out of the application or use of any information, products or services described Customers herein. are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products . Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiv Productseness. are not authorized for use in such ap- plications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that: a.) the risk of injury or damage has been minimized b.) the user assume all such risks and c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances Integrated Silicon Solution, Inc. 1 Rev. E 12/01/2011IS42S83200D, IS42S16160D IS45S83200D, IS45S16160D DEVICEO VERVIEW A self-timed row precharge initiated at the end of the burst The 256Mb SDRAM is a high speed CMOS, dynamic sequence is available with the AUTO PRECHARGE function random-access memory designed to operate in 3.3V Vdd enabled. Precharge one bank while accessing one of the and 3.3V Vddq memory systems containing 268,435,456 other three banks will hide the precharge cycles and provide bits. Internally configured as a quad-bank DRAM with a seamless, high-speed, random-access operation. synchronous interface. Each 67,108,864-bit bank is orga- nized as 8,192 rows by 512 columns by 16 bits or 8,192 SDRAM read and write accesses are burst oriented starting rows by 1,024 columns by 8 bits. at a selected location and continuing for a programmed number of locations in a programmed sequence. The The 256Mb SDRAM includes an AUTO REFRESH MODE, registration of an ACTIVE command begins accesses, and a power-saving, power-down mode. All signals are followed by a READ or WRITE command. The ACTIVE registered on the positive edge of the clock signal, CLK. command in conjunction with address bits registered are All inputs and outputs are LVTTL compatible. used to select the bank and row to be accessed (BA0, The 256Mb SDRAM has the ability to synchronously burst BA1 select the bank A0-A12 select the row). The READ data at a high data rate with automatic column-address or WRITE commands in conjunction with address bits generation, the ability to interleave between internal banks registered are used to select the starting column location to hide precharge time and the capability to randomly for the burst access. change column addresses on each clock cycle during Programmable READ or WRITE burst lengths consist of burst access. 1, 2, 4 and 8 locations or full page, with a burst terminate option. FUNCTIONAL BLOCK DIAGRAM (FOR 4Mx 16x 4 BANKSSHOWN) CLK DQML CKE DQMH COMMAND DATA IN CS DECODER BUFFER RAS 16 16 & CAS CLOCK WE REFRESH MODE 2 DQ 0-15 GENERATOR CONTROLLER REGISTER 13 VDD/VDDQ SELF DATA OUT REFRESH A10 BUFFER Vss/VssQ CONTROLLER 16 16 A12 A11 A9 A8 REFRESH A7 COUNTER A6 A5 8192 A4 8192 MEMORY CELL A3 8192 ARRAY A2 8192 13 A1 BANK 0 ROW ROW A0 ADDRESS ADDRESS BA0 LATCH BUFFER BA1 13 13 SENSE AMP I/O GATE 512 (x 16) COLUMN BANK CONTROL LOGIC ADDRESS LATCH 9 BURST COUNTER COLUMN DECODER COLUMN ADDRESS BUFFER 9 2 Integrated Silicon Solution, Inc. Rev. E 12/01/2011 MULTIPLEXER ROW DECODER

Tariff Desc

8542.32.00 -- Memories
               Monolithic integrated circuits:
Integrated Silicon Solution
Integrated Silicon Solution ()
Integrated Silicon Solution (ISSI)
ISSI(Integrated Silicon Solution)
ISSI, Integrated Silicon Solution Inc