Product Information

IS43DR16640C-25DBL

IS43DR16640C-25DBL electronic component of ISSI

Datasheet
DRAM Chip DDR2 SDRAM 1Gbit 64M X 16 1.8V 84-Pin TWBGA Tray

Manufacturer: ISSI
This product is classified as Large/Heavy, additional shipping charges may apply. A customer service representative may contact you after ordering to confirm exact shipping charges



Price (USD)

1: USD 3.9215 ea
Line Total: USD 3.9215

1905 - Global Stock
Ships to you between
Wed. 10 Apr to Fri. 12 Apr
MOQ: 1  Multiples: 1
Pack Size: 1
Availability Price Quantity
7 - Global Stock


Ships to you between Thu. 04 Apr to Wed. 10 Apr

MOQ : 1
Multiples : 1
1 : USD 3.72
10 : USD 3.5925
25 : USD 3.5225
40 : USD 3.3925
209 : USD 3.2037
418 : USD 3.1396
627 : USD 3.1396
1045 : USD 3.1396

1905 - Global Stock


Ships to you between Wed. 10 Apr to Fri. 12 Apr

MOQ : 1
Multiples : 1
1 : USD 3.9215
10 : USD 3.5995
100 : USD 3.2315
209 : USD 3.22
418 : USD 3.105
1045 : USD 2.99
2508 : USD 2.852
5016 : USD 2.7715
10032 : USD 2.7715

7 - Global Stock


Ships to you between Thu. 04 Apr to Wed. 10 Apr

MOQ : 3
Multiples : 1
3 : USD 3.72
10 : USD 3.5925
25 : USD 3.5225
40 : USD 3.3925
209 : USD 3.2037
418 : USD 3.1396

23 - Global Stock


Ships to you between Thu. 04 Apr to Wed. 10 Apr

MOQ : 24
Multiples : 1
24 : USD 4.1476

     
Manufacturer
Product Category
RoHS - XON
Icon ROHS
Type
Mounting Style
Package / Case
Data Bus Width
Memory Size
Maximum Clock Frequency
Access Time
Supply Voltage - Max
Supply Voltage - Min
Supply Current - Max
Minimum Operating Temperature
Maximum Operating Temperature
Series
Brand
Organization
Cnhts
Hts Code
Mxhts
Product Type
Factory Pack Quantity :
Subcategory
LoadingGif

Notes:- Show Stocked Products With Similar Attributes.
Image Description
IS31AP2005-DLS2-EB electronic component of ISSI IS31AP2005-DLS2-EB

IS31AP2005 - 1-Channel (Mono) Output Class D Audio Amplifier Evaluation Board
Stock : 1

IS31SE5100-QFLS2-EB electronic component of ISSI IS31SE5100-QFLS2-EB

Touch Sensor Development Tools Eval Board for IS31SE5100
Stock : 1

IS25LP256D-RMLE electronic component of ISSI IS25LP256D-RMLE

NOR Flash 256Mb QPI/QSPI, 16-pin SOP 300Mil, RoHS, dedicated reset pin
Stock : 0

IS29GL256-70SLET electronic component of ISSI IS29GL256-70SLET

NOR Flash 256Mb, 56 pin TSOP, 3V, RoHS, IT, HIGHEST SECTOR PROTECTED
Stock : 2280

IS25LP512M-RMLE electronic component of ISSI IS25LP512M-RMLE

NOR Flash Serial-SPI 2.5V/3.3V 512M-Bit 64M X 8Bit 7ns/8.5ns 16-Pin SOIC
Stock : 0

IS25LP064A-JBLA3 electronic component of ISSI IS25LP064A-JBLA3

NOR Flash 64M 2.3-3.6V 133Mhz Serial NOR Flash
Stock : 0

IS31FL3236A-QFLS2-EBCYCLE electronic component of ISSI IS31FL3236A-QFLS2-EBCYCLE

LED Lighting Development Tools Eval Board for IS31FL3236A
Stock : 1

IS31FL3743A-QULS4-EB electronic component of ISSI IS31FL3743A-QULS4-EB

LED Lighting Development Tools Eval Board for IS31FL3743A
Stock : 1

IS31LT3117-ZLS4-EB electronic component of ISSI IS31LT3117-ZLS4-EB

LED Lighting Development Tools Eval Board for IS31LT3117
Stock : 0

IS31FL3732A-QFLS2-EB electronic component of ISSI IS31FL3732A-QFLS2-EB

LED Lighting Development Tools Eval Board for IS31FL3732A
Stock : 1

Image Description
IS42S16320F-7BL electronic component of ISSI IS42S16320F-7BL

DRAM 512M, 3.3V, SDRAM, 32Mx16, 143MHz, 54 ball BGA (8mmx13mm), RoHS
Stock : 235

AS4C32M16D1-5TCN electronic component of Alliance Memory AS4C32M16D1-5TCN

Alliance Memory DRAM 512Mb, 3.3V, 200Mhz 32M x 16 DDR
Stock : 1

IS43TR16640BL-125JBL electronic component of ISSI IS43TR16640BL-125JBL

DRAM 1G, 1.35V, DDR3L, 64Mx16, 1600MT/s @ 10-10-10, 96 ball BGA (9mm x13mm) RoHS
Stock : 1

Hot IS43DR16320E-25DBLI electronic component of ISSI IS43DR16320E-25DBLI

DRAM 512M 32Mx16 400MHz DDR2 1.8V
Stock : 2090

MT48LC4M32B2P-6A:L TR electronic component of Micron MT48LC4M32B2P-6A:L TR

DRAM SDRAM 128M 4MX32 TSOP
Stock : 0

IS42S32800J-75EBL electronic component of ISSI IS42S32800J-75EBL

DRAM 256M, 3.3V, SDRAM, 8Mx32, 133Mhz @ CL2, 90 ball BGA (8mmx13mm) RoHS
Stock : 0

IS43DR86400E-3DBLI electronic component of ISSI IS43DR86400E-3DBLI

DRAM 512M, 1.8V, DDR2, 64Mx8, 333Mhz @ CL5, 60 ball BGA (8mmx10.5mm) RoHS, IT
Stock : 242

AS4C128M8D3LB-12BIN electronic component of Alliance Memory AS4C128M8D3LB-12BIN

DRAM 1G 1.35V 800MHz 128Mx8 DDR3 I-Temp
Stock : 1

IS43R16320F-6TLI electronic component of ISSI IS43R16320F-6TLI

DRAM 512M 32Mx16 166MHz DDR 2.5V
Stock : 0

W631GG6NB-12 electronic component of Winbond W631GG6NB-12

DRAM 1Gb DDR3 SDRAM, x16, 800MHz
Stock : 1

IS43/46DR81280C IS43/46DR16640C 128Mx8, 64Mx16 DDR2 DRAM DECEMBER 2017 FEATURES DESCRIPTION ISSI s 1Gb DDR2 SDRAM uses a double-data-rate Vdd = 1.8V 0.1V, Vddq = 1.8V 0.1V architecture to achieve high-speed operation. The JEDEC standard 1.8V I/O (SSTL 18-compatible) double-data rate architecture is essentially a 4n-prefetch Double data rate interface: two data transfers architecture, with an interface designed to transfer two per clock cycle data words per clock cycle at the I/O balls. Differential data strobe (DQS, DQS) 4-bit prefetch architecture On chip DLL to align DQ and DQS transitions ADDRESS TABLE with CK Parameter 128M x 8 64M x 16 8 internal banks for concurrent operation Configuration 16M x 8 x 8 8M x 16 x 8 Programmable CAS latency (CL) 3, 4, 5, 6 and 7 banks banks supported Refresh Count 8K/64ms 8K/64ms Posted CAS and programmable additive latency Row Addressing 16K (A0-A13) 8K (A0-A12) (AL) 0, 1, 2, 3, 4, 5 and 6 supported Column 1K (A0-A9) 1K (A0-A9) WRITE latency = READ latency - 1 tCK Addressing Programmable burst lengths: 4 or 8 Bank Addressing BA0 - BA2 BA0 - BA2 Adjustable data-output drive strength, full and Precharge A10 A10 reduced strength options Addressing On-die termination (ODT) KEY TIMING PARAMETERS OPTIONS Configuration(s): Speed Grade -25D -3D 128Mx8 (16Mx8x8 banks): IS43/46DR81280C tRCD 12.5 15 64Mx16 (8Mx16x8 banks): IS43/46DR16640C tRP 12.5 15 Package: tRC 55 55 x8: 60-ball BGA (8mm x 10.5mm) tRAS 40 40 x16: 84-ball WBGA (8mm x 12.5mm) tCK CL=3 5 5 Timing Cycle time 2.5ns CL=5 DDR2-800D tCK CL=4 3.75 3.75 2.5ns CL=6 DDR2-800E tCK CL=5 2.5 3 3.0ns CL=5 DDR2-667D tCK CL=6 2.5 3.75ns CL=4 DDR2-533C 5ns CL=3 DDR2-400B Temperature Range: Commercial (0C Tc 85C) Industrial (-40C Tc 95C -40C Ta 85C) Automotive, A1 (-40C Tc 95C -40C Ta 85C) Automotive, A2 (-40C Tc Ta 105C) Tc = Case Temp, Ta = Ambient Temp Copyright 2017 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products. Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reason- ably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that: a.) the risk of injury or damage has been minimized b.) the user assume all such risks and c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances Integrated Silicon Solution, Inc. www.issi.com 1 Rev. B 12/6/2017IS43/46DR81280C, IS43/46DR16640C GENERAL DESCRIPTION Read and write accesses to the DDR2 SDRAM are burst oriented accesses start at a selected location and continue for a burst length of four or eight in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the active command are used to select the bank and row to be accessed (BA0-BA2 select the bank A0-A12(x16) or A0-A13(x8) select the row). The address bits registered coincident with the Read or Write command are used to select the starting column location A0-A9 for the burst access and to determine if the auto precharge A10 command is to be issued. Prior to normal operation, the DDR2 SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation. FUNCTIONAL BLOCK DIAGRAM DMa - DMb RDQS, RDQS Notes: 1. An:n = no. of address pins - 1 2. DQm: m = no. of data pins - 1 3. For x8 devices: DMa - DMb = DM DQSa - DQSb = DQS DQSa - DQSb = DQS RDQS, RDQS available only for x8 4. For x16 devices: DMa - DMb = UDM, LDM DQSa - DQSb = UDQS, LDQS DQSa - DQSb = UDQS, LDQS 2 Integrated Silicon Solution, Inc. www.issi.com Rev. B 12/6/2017

Tariff Desc

8542.32.00 -- Memories
               Monolithic integrated circuits:
Integrated Silicon Solution
Integrated Silicon Solution ()
Integrated Silicon Solution (ISSI)
INTEGRATED SILICON SOLUTIONS INC
ISSI
ISSI(Integrated Silicon Solution)
ISSI, Integrated Silicon Solution Inc
Lumissil

Looking for help? Visit our FAQ's Section to answer to all your questions

 

X-ON Worldwide Electronics

Welcome To X-ON ELECTRONICS
For over three decades, we have been advocating and shaping the electronic components industry. Our management complements our worldwide business scope and focus. We are committed to innovation, backed by a strong business foundation. If you need a trustworthy supplier of electronic components for your business – look no further.
 

Copyright ©2024  X-ON Electronic Services. All rights reserved.
Please ensure you have read and understood our Terms & Conditions before purchasing.
All prices exclude GST.

Image for all the cards that are accepted Image for all the cards that are accepted Image for all the cards that are accepted Image for all the cards that are accepted Image for all the cards that are accepted