Product Information

853S058AGILF

Product Image X-ON

Datasheet
IDT Clock Drivers & Distribution 8:1 Diff-to-3.3V 2.5V LVPECLECL
Manufacturer: Renesas



Price (USD)

1: USD 16.2135 ea
Line Total: USD 16.2135

42 - Global Stock
Ships to you between
Thu. 13 Apr to Mon. 17 Apr
MOQ: 1 Multiples:1
Pack Size :   1
Availability Price Quantity
42 - Global Stock


Ships to you between Thu. 13 Apr to Mon. 17 Apr

MOQ : 1
Multiples : 1

Stock Image

853S058AGILF
Renesas

1 : USD 16.2135
10 : USD 14.183
25 : USD 13.286
50 : USD 12.625
100 : USD 11.9375
248 : USD 11.35
558 : USD 10.975

     
Manufacturer
Renesas
Product Category
Clock Drivers & Distribution
RoHS - XON
Y Icon ROHS
Series
853S058
Package / Case
TSSOP - 24
Packaging
Tube
Brand
Renesas
Factory Pack Quantity :
62
Height
1 mm
Length
7.8 mm
Width
4.4 mm
Cnhts
8542319000
Hts Code
8542390001
Mxhts
85423901
Product Type
Clock Drivers Distribution
Subcategory
Clock Timer Ics
Taric
8542399000
Show Stocked Products With Similar Attributes. LoadingGif
Image Description
Stock Image F2250EVBI
RF Development Tools F2250 Eval Board 1.4dB 2K MHz 33.6dB
Stock : 17
Stock Image F2255EVBI
RF Development Tools F2255 Eval Board RF Attenuator 1.1dB
Stock : 4
Stock Image F2933EVBI
RF Development Tools F2933 RF Switch
Stock : 2
Stock Image F2976EVBI-50OHM
RF Development Tools High Linearity Broadband SP2T 5MHz to 10GHz Eval Board 50 ohms
Stock : 2
Stock Image F2480EVBI
RF Development Tools MATCHED BROADBAND RF VGA Evaluation Board
Stock : 1
Stock Image F2910EVBI
RF Development Tools F2910 SPST RF Switch Eval board
Stock : 2
Stock Image F2911EVBI
F2911 High Reliability SPST Absorptive RF Switch Evaluation Board Box
Stock : 1
Stock Image F2970EVBI
RF Development Tools F2970, 75 ohm SPDTA RF Switch Eval board
Stock : 2
Stock Image F1958EVB
RF Development Tools F1958EVB EVAL BOARD
Stock : 5
Stock Image YCONNECT-IT-I-RJ4501
RF Development Tools Industrial Ethernet RJ45 Solution Kit
Stock : 10
Image Description
Stock Image MC10H645FNG

Clock Drivers & Distribution 1:9 TTL Clock Driver
Stock : 1

Stock Image 8523AGI-03LN

IDT Clock Drivers & Distribution 4 HSTL OUT BUFFER
Stock : 1

Hot Stock Image SY89828LHY

Clock Synthesizer / Jitter Cleaner 3.3V Dual 1:10 LVDS Fanout/Translator (I Temp, Lead Free)
Stock : 1

Stock Image MC100LVEP111FAG

Clock Drivers & Distribution 2.5V/3.3V 1:10 Diff ECL/PECL/HST Driver
Stock : 1

Stock Image NB7L572MNG

Clock Drivers & Distribution TSMC 4-1-2 MLL-PECL
Stock : 10

Stock Image 6ES7231-5PF32-0XB0

Module: expansion; 24VDC; Inputs:8; Series: S7-1200; 70x100x75mm
Stock : 1

Stock Image 6ES7231-4HF32-0XB0

Module: expansion; 24VDC; Inputs:8; Series: S7-1200; 45x100x75mm
Stock : 2

Stock Image 6ES7221-1BF32-0XB0

Module: expansion; 24VDC; Inputs:8; Series: S7-1200; 45x100x75mm
Stock : 0

Stock Image 74FCT3807ASOG

Clock Drivers & Distribution 3.3V 1:10 Clock Driver
Stock : 0

Stock Image 853S012AKILF

Clock Drivers & Distribution 12:1 Differential 3V,2.5V LVPECL
Stock : 35

VEE nPCLK4 8:1 Differential-to-3.3V or 2.5V 853S058 LVPECL/ECL Clock Multiplexer DATA SHEET General Description Features The 853S058 is an 8:1 Differential-to-3.3V or 2.5V LVPECL / ECL High speed 8:1 differential muliplexer Clock Multiplexer which can operate up to 2.5 GHz. The 853S058 One differential 3.3V or 2.5V LVPECL output pair has 8 differential selectable clock inputs. The PCLK, nPCLK input pairs can accept LVPECL, LVDS, SSTL or CML levels. The fully Eight selectable differential PCLKx, nPCLKx input pairs differential architecture and low propagation delay make it ideal for use in clock distribution circuits. The select pins have internal Differential PCLKx, nPCLKx pairs can accept the following pulldown resistors. The SEL2 pin is the most significant bit and the interface levels: LVPECL, LVDS, SSTL,CML binary number applied to the select pins will select the same Maximum output frequency: 2.5GHz numbered data input (i.e., 000 selects PCLK0, nPCLK0). Translates any single ended input signal to LVPECL levels with resistor bias on nPCLKx input Additive phase jitter, RMS: 0.075ps (typical) Part-to-part skew: 350ps (maximum) Propagation delay: 600ps (maximum) LVPECL mode operating voltage supply range: V = 2.375V to 3.465V, V = 0V CC EE ECL mode operating voltage supply range: V = 0V, V = -3.465V to -2.375V CC EE -40C to 85C ambient operating temperature Available in lead-free (RoHS 6) package Block Diagram Pin Assignment 1 24 PCLK7 Pulldown PCLK0 PCLK0 nPCLK0 2 23 nPCLK7 Pullup/Pulldown 0 0 0 nPCLK0 (default) PCLK1 3 22 PCLK6 Pulldown PCLK1 nPCLK1 4 21 nPCLK6 Pullup/Pulldown 0 0 1 nPCLK1 V 5 20 VCC CC 6 19 Q SEL0 Pulldown PCLK2 SEL1 7 18 nQ Pullup/Pulldown 0 1 0 nPCLK2 SEL2 8 17 PCLK2 9 16 PCLK5 Pulldown PCLK3 nPCLK2 10 15 nPCLK5 Pullup/Pulldown 0 1 1 nPCLK3 PCLK3 PCLK4 11 14 Q nPCLK3 12 13 Pulldown PCLK4 nQ Pullup/Pulldown 1 0 0 nPCLK4 853S058 Pulldown PCLK5 24-Lead TSSOP, 173-MIL 1 0 1 Pullup/Pulldown nPCLK5 4.4mm x 7.8mm x 0.925mm Pulldown PCLK6 package body Pullup/Pulldown 1 1 0 nPCLK6 G Package Top View Pulldown PCLK7 Pullup/Pulldown 1 1 1 nPCLK7 Pulldown SEL2 Pulldown SEL1 Pulldown SEL0 853S058 REVISION B 1/6/15 1 2015 Integrated Device Technology, Inc.853S058 DATA SHEET Pin Descriptions and Pin Characteristics Tables Table 1. Pin Descriptions Number Name Type Description 1 PCLK0 Input Pulldown Non-inverting differential clock input. Pullup/ 2 nPCLK0 Input Inverting differential clock input. V /2 default when left floating. CC Pulldown 3 PCLK1 Input Pulldown Non-inverting differential clock input. Pullup/ 4 nPCLK1 Input Inverting differential clock input. V /2 default when left floating. CC Pulldown 5, 20 V Power Positive supply pins. CC SEL0, SEL1, 6, 7, 8 Input Pulldown Clock select input pins. LVCMOS/LVTTL interface levels. SEL2 9 PCLK2 Input Pulldown Non-inverting differential clock input. Pullup/ 10 nPCLK2 Input Inverting differential clock input. V /2 default when left floating. CC Pulldown 11 PCLK3 Input Pulldown Non-inverting differential clock input. Pullup/ 12 nPCLK3 Input Inverting differential clock input. V /2 default when left floating. CC Pulldown Pullup/ 13 nPCLK4 Input Inverting differential clock input. V /2 default when left floating. CC Pulldown 14 PCLK4 Input Pulldown Non-inverting differential clock input. Pullup/ 15 nPCLK5 Input Inverting differential clock input. V /2 default when left floating. CC Pulldown 16 PCLK5 Input Pulldown Non-inverting differential clock input. 17 V Power Negative supply pin. EE 18, 19 nQ, Q Output Differential output pair. LVPECL interface levels. Pullup/ 21 nPCLK6 Input Inverting differential clock input. V /2 default when left floating. CC Pulldown 22 PCLK6 Input Pulldown Non-inverting differential clock input. Pullup/ 23 nPCLK7 Input Inverting differential clock input. V /2 default when left floating. CC Pulldown 24 PCLK7 Input Pulldown Non-inverting differential clock input. NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values. Table 2. Pin Characteristics Symbol Parameter Test Conditions Minimum Typical Maximum Units C Input Capacitance 2 pF IN R Pulldown Resistor 75 k PULLDOWN R /2 RPullup/Pulldown Resistor 50 k VCC 8:1 DIFFERENTIAL-TO-3.3V OR 2.5V LVPECL/ECL 2 REVISION B 1/6/15 CLOCK MULTIPLEXER

Tariff Desc

8542.39.23 No ..Linear/analogue and peripheral integrated circuits, timers, voltage regulators, A/D and D/A converters, telecommunication and modem integrated circuits, other than board level products Free

Electronic integrated circuits- Processors and controllers, whether or not combined with memories, converters, logic circuits, amplifiers, clock and timing circuits, or other circuits
CEL (RENESAS)
ID4
IDT
IDT, Integrated Device Technology Inc
INTEGRATED DEVICE
INTEGRATED DEVICE TECHNOLOGY
INTEGRATED DEVICES TECH AID
Intersil
INTERSIL - FGC
Intersil(Renes as Electronics)
Intersil(Renesas Electronics)
ITS
REA
RENESAS
RENESAS (IDT)
RENESAS (INTERSIL)
Renesas / IDT
Renesas / Intersil
Renesas Electronics
Renesas Electronics America
RENESAS TECHNOLOGY