Configurable, Dual 2 A/Single 4 A, Synchronous Step-Down DC-to-DC Regulator Data Sheet ADP2114 FEATURES TYPICAL APPLICATION CIRCUIT V = 5V IN Configurable 2 A/2 A or 3 A/1 A dual output load combinations or 4 A combined single output 10 1F High efficiency: up to 95% 100k 100k EN2 Input voltage V : 2.75 V to 5.5 V EN1 IN VIN4 VIN1 22F 22F Selectable fixed output: 0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V or VIN5 VIN2 adjustable output voltage to 0.6 V minimum VIN3 VIN6 PGOOD2 PGOOD1 PGOOD2 PGOOD1 1.5% accurate reference voltage 4.7H V = 3.3V, 2A OUT1 SW1 V = 1.8V, 2A 2.2H OUT2 SW3 ADP2114 Selectable switching frequency: 300 kHz, 600 kHz, 1.2 MHz SW2 SW4 PGND1 47F or synchronized from 200 kHz to 2 MHz 22F 47F PGND3 PGND2 PGND4 Optimized gate slew rate for reduced EMI FB1 FB2 47k External synchronization input or internal clock output V2SET V1SET 15k SYNC Dual-phase, 180 phase shifted PWM channels SYNC/CLKOUT COMP1 COMP2 Current mode for fast transient response 22k SS2 SS1 22k 10nF 10nF Pulse skip under light load or forced PWM operation 1.2nF 1.2nF Input undervoltage lockout (UVLO) 8.2k Independent enable inputs and PGOOD outputs Overcurrent and thermal overload protection f = 600kHz SW Externally programmable soft start Figure 1. 32-lead 5 mm 5 mm LFCSP package Supported by ADIsimPower design tool APPLICATIONS Point of load regulation Telecommunications and networking systems Consumer electronics out-of-phase output clock, providing the possibility for a Industrial and instrumentation stackable multiphase power solution. Medical The ADP2114 input voltage range is from 2.75 V to 5.5 V, and it GENERAL DESCRIPTION converts to fixed outputs of 0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V that can be set independently for each channel using The ADP2114 is a versatile, synchronous step-down, switching external resistors. Using a resistor divider, it is also possible to regulator that satisfies a wide range of customer point-of-load set the output voltage as low as 0.6 V. The ADP2114 operates requirements. The two PWM channels can be configured to over the 40C to +125C junction temperature range. deliver independent outputs at 2 A and 2 A (or 3 A/1 A) or can be 100 configured as a single interleaved output capable of delivering 4 A. V = 3.3V V = 1.8V IN OUT V = 5.0V V = 3.3V IN OUT The two PWM channels are 180 phase shifted to reduce input 95 ripple current and to reduce input capacitance. The ADP2114 provides high efficiency and operates at switching frequencies of 90 up to 2 MHz. At light loads, the ADP2114 can be set to operate in pulse skip mode for higher efficiency or in forced PWM mode 85 to reduce EMI. 80 The ADP2114 is designed with an optimized gate slew rate to V = 5.0V V = 1.8V IN OUT reduce EMI emissions, allowing it to power sensitive, high 75 performance signal chain circuits. The switching frequency can be set to 300 kHz, 600 kHz, or 1.2 MHz and can be synchronized 70 0.01 0.1 1 3 to an external clock that minimizes the system noise. The LOAD CURRENT (A) bidirectional synchronization pin is also configurable as a 90 Figure 2. Typical Efficiency vs. Load Current Rev. C Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 20092016 Analog Devices, Inc. All rights reserved. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Technical Support www.analog.com Trademarks and registered trademarks are the property of their respective owners. EFFICIENCY (%) FREQ VDD OPCFG SCFG GND 08143-002 08143-001ADP2114 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 Thermal Overload Protection .................................................. 23 Applications ....................................................................................... 1 Maximum Duty Cycle Operation ............................................ 23 General Description ......................................................................... 1 Synchronization .......................................................................... 23 Typical Application Circuit ............................................................. 1 Converter Configuration ............................................................... 24 Revision History ............................................................................... 2 Selecting the Output Voltage .................................................... 24 Specif icat ions ..................................................................................... 3 Setting the Oscillator Frequency .............................................. 25 Absolute Maximum Ratings ............................................................ 5 Synchronization and CLKOUT ................................................ 25 ESD Caution .................................................................................. 5 Operation Mode Configuration ............................................... 26 Pin Configuration and Function Descriptions ............................. 6 External Components Selection ................................................... 27 Typical Performance Characteristics ............................................. 8 Input Capacitor Selection .......................................................... 27 Supply Current ............................................................................ 13 VDD RC Filter ............................................................................ 27 Load Transient Response ........................................................... 14 Inductor Selection ...................................................................... 27 Bode Plots .................................................................................... 19 Output Capacitor Selection ....................................................... 28 Simplified Block Diagram ............................................................. 20 Control Loop Compensation .................................................... 28 Theory of Operation ...................................................................... 21 Design Example .............................................................................. 30 ADIsimPower Design Tool ....................................................... 21 Channel 1 Configuration and Components Selection .......... 30 Control Architecture .................................................................. 21 Channel 2 Configuration and Components Selection .......... 31 Undervoltage Lockout (UVLO) ............................................... 21 System Configuration ................................................................ 32 Enable/Disable Control ............................................................. 21 Application Circuits ....................................................................... 33 Soft Start ...................................................................................... 21 Power Dissipation, Thermal Considerations .............................. 35 Power Good ................................................................................. 22 Circuit Board Layout Recommendations ................................... 36 Pulse Skip Mode ......................................................................... 22 Outline Dimensions ....................................................................... 37 Hiccup Mode Current Limit ..................................................... 23 Ordering Guide .......................................................................... 37 REVISION HISTORY 3/16Rev. B to Rev. C Changed CP-32-2 to CP-32-7 ...................................... Throughout Changes to Figure 3 .......................................................................... 6 Updated Outline Dimensions ....................................................... 37 Changes to Ordering Guide .......................................................... 37 11/12Rev. A to Rev. B Changes to Ordering Guide .......................................................... 37 8/12Rev. 0 to Rev. A Change to Features Section ............................................................. 1 Added ADIsimPower Design Tool Section ................................. 21 Updated Outline Dimensions ....................................................... 37 7/09Revision 0: Initial Version Rev. C Page 2 of 37