Product Information

8T53S111NLGI

Product Image X-ON

Datasheet
Clock Drivers & Distribution 1:10 LVPECL Fanout Buffer
Manufacturer: Renesas



Price (USD)

1: USD 13.959 ea
Line Total: USD 13.959

464 - Global Stock
Ships to you between
Thu. 06 Apr to Mon. 10 Apr
MOQ: 1 Multiples:1
Pack Size :   1
Availability Price Quantity
51 - Global Stock


Ships to you between Fri. 31 Mar to Thu. 06 Apr

MOQ : 3
Multiples : 1

Stock Image

8T53S111NLGI
Renesas

3 : USD 27.495
50 : USD 11.4885
200 : USD 11.043
450 : USD 10.611
2000 : USD 10.206

464 - Global Stock


Ships to you between Thu. 06 Apr to Mon. 10 Apr

MOQ : 1
Multiples : 1

Stock Image

8T53S111NLGI
Renesas

1 : USD 13.959
10 : USD 12.285
25 : USD 11.908
100 : USD 10.125
250 : USD 9.8
490 : USD 9.225

     
Manufacturer
Renesas
Product Category
Clock Drivers & Distribution
RoHS - XON
Y Icon ROHS
Series
8T53s111
Package / Case
VFQFPN - 32
Packaging
Tray
Height
1 mm
Length
5 mm
Width
5 mm
Brand
Renesas
Moisture Sensitive
Yes
Numofpackaging
1
Factory Pack Quantity :
490
Show Stocked Products With Similar Attributes. LoadingGif
Image Description
Stock Image F2250EVBI
RF Development Tools F2250 Eval Board 1.4dB 2K MHz 33.6dB
Stock : 17
Stock Image F2255EVBI
RF Development Tools F2255 Eval Board RF Attenuator 1.1dB
Stock : 4
Stock Image F2933EVBI
RF Development Tools F2933 RF Switch
Stock : 2
Stock Image F2976EVBI-50OHM
RF Development Tools High Linearity Broadband SP2T 5MHz to 10GHz Eval Board 50 ohms
Stock : 2
Stock Image F2480EVBI
RF Development Tools MATCHED BROADBAND RF VGA Evaluation Board
Stock : 1
Stock Image F2910EVBI
RF Development Tools F2910 SPST RF Switch Eval board
Stock : 2
Stock Image F2911EVBI
F2911 High Reliability SPST Absorptive RF Switch Evaluation Board Box
Stock : 1
Stock Image F2970EVBI
RF Development Tools F2970, 75 ohm SPDTA RF Switch Eval board
Stock : 2
Stock Image F1958EVB
RF Development Tools F1958EVB EVAL BOARD
Stock : 5
Stock Image YCONNECT-IT-I-RJ4501
RF Development Tools Industrial Ethernet RJ45 Solution Kit
Stock : 10
Image Description
Stock Image MC10H645FNG
Clock Drivers & Distribution 1:9 TTL Clock Driver
Stock : 1
Stock Image 8523AGI-03LN
IDT Clock Drivers & Distribution 4 HSTL OUT BUFFER
Stock : 1
Hot Stock Image SY89828LHY
Clock Synthesizer / Jitter Cleaner 3.3V Dual 1:10 LVDS Fanout/Translator (I Temp, Lead Free)
Stock : 1
Stock Image MC100LVEP111FAG
Clock Drivers & Distribution 2.5V/3.3V 1:10 Diff ECL/PECL/HST Driver
Stock : 1
Stock Image NB7L572MNG
Clock Drivers & Distribution TSMC 4-1-2 MLL-PECL
Stock : 10
Stock Image 6ES7231-5PF32-0XB0
Module: expansion; 24VDC; Inputs:8; Series: S7-1200; 70x100x75mm
Stock : 0
Stock Image 6ES7231-4HF32-0XB0
Module: expansion; 24VDC; Inputs:8; Series: S7-1200; 45x100x75mm
Stock : 1
Stock Image 6ES7221-1BF32-0XB0
Module: expansion; 24VDC; Inputs:8; Series: S7-1200; 45x100x75mm
Stock : 1
Stock Image 74FCT3807ASOG
Clock Drivers & Distribution 3.3V 1:10 Clock Driver
Stock : 1
Stock Image 853S012AKILF
Clock Drivers & Distribution 12:1 Differential 3V,2.5V LVPECL
Stock : 1

IDT8T53S111I 1:10 LVPECL Output Fanout Buffer DATA SHEET General Description Features The IDT8T53S111I is a high-performance differential LVPECL fanout Ten low skew, low additive jitter LVPECL outputs buffer. The device is designed for the fanout of high-frequency, very Two selectable, differential LVPECL clock inputs low additive phase-noise clock and data signals. The IDT8T53S111I Differential pairs can accept the following differential input is characterized to operate from a 3.3V and 2.5V power supply. levels: LVDS, LVPECL and CML Guaranteed output-to-output and part-to-part skew characteristics Maximum input clock frequency: 2.5GHz make the IDT8T53S111I ideal for those clock distribution LVCMOS interface levels for the control input (input select) applications demanding well-defined performance and repeatability. Two selectable differential inputs and ten low skew outputs are Output skew: 15ps (typical) available. The integrated V voltage generator enables easy REF Propagation delay: 250ps (typical) interfacing of single-ended signals to the device inputs. The device is Additive phase jitter, RMS f = 156.25MHz (12kHz - 20MHz): REF optimized for low power consumption and low additive phase noise. 30fs (typical) Full 3.3V and 2.5V supply voltage Maximum device current consumption (I ): 126mA EE Lead-free (RoHS 6) 32-Lead VFQFN package -40C to 85C ambient operating temperature Block Diagram Pin Assignment Q0 nQ0 24 23 22 21 20 19 18 17 25 16 VCCO VCCO Q1 nQ2 26 15 Q7 nQ1 Q2 27 14 nQ7 Q2 nQ1 28 13 Q8 nQ2 Q1 29 12 nQ8 nQ0 11 30 Q9 Pulldown Q3 PCLK0 Q0 nQ9 31 10 nQ3 PU / PD nPCLK0 VCCO 32 9 VCCO 12 3 4 5 6 7 8 Q4 0 nQ4 Q5 1 nQ5 Pulldown IDT8T53S111I PCLK1 Q6 32-lead VFQFN PU / PD nPCLK1 nQ6 5mm x 5mm x 0.925mm package body 3.15mm x 3.15mm E-Pad Q7 NL Package, Top View nQ7 Pulldown SEL Q8 VOLTAGE V REF nQ8 REFERENCE Q9 nQ9 IDT8T53S111NLGI REVISION A JULY 12, 2012 1 2012 Integrated Device Technology, Inc. V Q3 CC SEL nQ3 PCLK0 Q4 nQ4 nP C LK 0 VR E F Q5 PCLK1 nQ5 nP C LK 1 Q6 VEE nQ6IDT8T53S111I Data Sheet 1:10 LVPECL OUTPUT FANOUTBUFFER Table 1. Pin Descriptions Number Name Type Description 1V Power Power supply pin. CC Reference select control. See Table 3 for function. LVCMOS/LVTTL interface 2 SEL Input Pulldown levels. 3 PCLK0 Input Pulldown Non-inverting differential LVPECL clock/data input. Pulldown/ 4 nPCLK0 Input Inverting differential LVPECL clock input. Pullup Bias voltage generator for the nPCLK 0:1 inputs in single-ended input signal 5V Output REF applications. 6 PCLK1 Input Pulldown Non-inverting differential LVPECL clock/data input. Pulldown/ 7 nPCLK1 Input Inverting differential LVPECL clock input. Pullup 8V Power Negative power supply pin. EE 9, 16, V Power Output power supply pins. CCO 25, 32 10, 11 nQ9, Q9 Output Differential output pair. LVPECL interface levels. 12, 13 nQ8, Q8 Output Differential output pair. LVPECL interface levels. 14, 15 nQ7, Q7 Output Differential output pair. LVPECL interface levels. 17, 18 nQ6, Q6 Output Differential output pair. LVPECL interface levels. 19, 20 nQ5, Q5 Output Differential output pair. LVPECL interface levels. 21, 22 nQ4, Q4 Output Differential output pair. LVPECL interface levels. 23, 24 nQ3, Q3 Output Differential output pair. LVPECL interface levels. 26, 27 nQ2, Q2 Output Differential output pair. LVPECL interface levels. 28, 29 nQ1, Q1 Output Differential output pair. LVPECL interface levels. 30, 31 nQ0, Q0 Output Differential output pair. LVPECL interface levels. NOTE: Pulldown and Pullup refers to an internal input resistors. See Table 2, Pin Characteristics, for typical values. Table 2. Pin Characteristics Symbol Parameter Test Conditions Minimum Typical Maximum Units Input Capacitance 2 pF C IN R Input Pulldown Resistor 51 k PULLDOWN R Input Pullup Resistor 51 k PULLUP Function Table Table 3A. SEL Input Selection Function Table Input SEL Operation 0 (default) PCLK0, nPCLK0 is the selected differential clock input. 1 PCLK1, nPCLK1 is the selected differential clock input. NOTE: SEL is an asynchronous control. IDT8T53S111NLGI REVISION A JULY 12, 2012 2 2012 Integrated Device Technology, Inc.

Tariff Desc

8542.39.23 No ..Linear/analogue and peripheral integrated circuits, timers, voltage regulators, A/D and D/A converters, telecommunication and modem integrated circuits, other than board level products Free

Electronic integrated circuits- Processors and controllers, whether or not combined with memories, converters, logic circuits, amplifiers, clock and timing circuits, or other circuits
CEL (RENESAS)
ID4
IDT
IDT, Integrated Device Technology Inc
INTEGRATED DEVICE
INTEGRATED DEVICE TECHNOLOGY
INTEGRATED DEVICES TECH AID
Intersil
INTERSIL - FGC
Intersil(Renes as Electronics)
Intersil(Renesas Electronics)
ITS
REA
RENESAS
RENESAS (IDT)
RENESAS (INTERSIL)
Renesas / IDT
Renesas / Intersil
Renesas Electronics
Renesas Electronics America
RENESAS TECHNOLOGY