Product Information

W948D2FBJX5I

W948D2FBJX5I electronic component of Winbond

Datasheet
DRAM Chip DDR SDRAM 256Mbit 8Mx32 1.8V 90-Pin VFBGA

Manufacturer: Winbond
This product is classified as Large/Heavy, additional shipping charges may apply. A customer service representative may contact you after ordering to confirm exact shipping charges



Price (USD)

1: USD 5.3757 ea
Line Total: USD 5.38

0 - Global Stock
MOQ: 1  Multiples: 1
Pack Size: 1
Availability Price Quantity
0 - WHS 1


Ships to you between Wed. 22 May to Tue. 28 May

MOQ : 240
Multiples : 1

Stock Image

W948D2FBJX5I
Winbond

240 : USD 4.8458
250 : USD 4.798
500 : USD 4.7502
1000 : USD 4.7024
2000 : USD 4.6546
2500 : USD 4.6083
3000 : USD 4.5632
4000 : USD 4.5168
5000 : USD 4.4717
10000 : USD 4.4267

0 - WHS 2


Ships to you between Tue. 28 May to Thu. 30 May

MOQ : 1
Multiples : 1

Stock Image

W948D2FBJX5I
Winbond

1 : USD 5.3757
10 : USD 3.5856
25 : USD 3.51
50 : USD 3.4884
100 : USD 3.1752
240 : USD 3.1644
480 : USD 3.078

     
Manufacturer
Product Category
Type
Mounting Style
Package / Case
Data Bus Width
Organisation
Memory Size
Maximum Clock Frequency
Supply Voltage - Max
Supply Voltage - Min
Supply Current - Max
Minimum Operating Temperature
Maximum Operating Temperature
Series
Hts Code
LoadingGif

Notes:- Show Stocked Products With Similar Attributes.
Image Description
W94AD6KBHX5E electronic component of Winbond W94AD6KBHX5E

DRAM Chip Mobile LPDDR SDRAM 1Gbit 64Mx16 1.8V 60-Pin VFBGA
Stock : 292

W949D6DBHX5E electronic component of Winbond W949D6DBHX5E

IC LPDDR SDRAM 512MBIT 60VFBGA
Stock : 0

W949D2DBJX5I electronic component of Winbond W949D2DBJX5I

DRAM 512Mb LPDDR, x32, 200MHz, Industrial Temp, 46nm
Stock : 0

W949D2DBJX5E electronic component of Winbond W949D2DBJX5E

DRAM Chip Mobile LPDDR SDRAM 512Mbit 16Mx32 1.8V 90-Pin VFBGA
Stock : 105

W948D6FBHX5E electronic component of Winbond W948D6FBHX5E

DRAM Chip Mobile LPDDR SDRAM 256Mbit 16Mx16 1.8V 60-Pin VFBGA
Stock : 0

W948D6FBHX5I electronic component of Winbond W948D6FBHX5I

DRAM Chip Mobile LPDDR SDRAM 256Mbit 16Mx16 1.8V 60-Pin VFBGA
Stock : 0

W949D6DBHX5I electronic component of Winbond W949D6DBHX5I

DRAM 512Mb LPDDR, x16, 200MHz, Industrial Temp, 46nm
Stock : 291

W94AD2KBJX5I electronic component of Winbond W94AD2KBJX5I

DRAM Chip Mobile LPDDR SDRAM 1Gbit 32Mx32 1.8V 90-Pin VFBGA
Stock : 0

W94AD6KBHX5I electronic component of Winbond W94AD6KBHX5I

DRAM Chip Mobile LPDDR SDRAM 1Gbit 64Mx16 1.8V 60-Pin VFBGA
Stock : 767

W948D6KBHX5I electronic component of Winbond W948D6KBHX5I

DRAM 256Mb LPDDR, x16, 200MHz, Industrial Temp
Stock : 23

Image Description
W948D6FBHX5E electronic component of Winbond W948D6FBHX5E

DRAM Chip Mobile LPDDR SDRAM 256Mbit 16Mx16 1.8V 60-Pin VFBGA
Stock : 0

W949D6DBHX5I electronic component of Winbond W949D6DBHX5I

DRAM 512Mb LPDDR, x16, 200MHz, Industrial Temp, 46nm
Stock : 291

WP2S-6R8JA25 electronic component of TT Electronics WP2S-6R8JA25

Wirewound Resistors - Through Hole 2W 6.8 Ohms 5%
Stock : 0

W94AD2KBJX5I electronic component of Winbond W94AD2KBJX5I

DRAM Chip Mobile LPDDR SDRAM 1Gbit 32Mx32 1.8V 90-Pin VFBGA
Stock : 0

WP2S-4R7JA25 electronic component of TT Electronics WP2S-4R7JA25

Wirewound Resistors - Through Hole 2W 4.7 Ohms 5%
Stock : 2443

WP2S-470RJA25 electronic component of TT Electronics WP2S-470RJA25

Wirewound Resistors - Through Hole 2W 470 Ohms 5%
Stock : 0

W94AD6KBHX5I TR electronic component of Winbond W94AD6KBHX5I TR

DRAM 1Gb LPDDR, x16, 200MHz, Ind temp T&R
Stock : 0

VJ0805Y104KXABT31X electronic component of Vishay VJ0805Y104KXABT31X

CAPACITOR, MLCC, X7R, 0.1UF, 50V, 0805
Stock : 0

WP2S-3R9JA25 electronic component of TT Electronics WP2S-3R9JA25

Wirewound Resistors - Through Hole 3.9 ohm 5% 2W Wirewound Resistor
Stock : 4997

W956D6HBCX7I electronic component of Winbond W956D6HBCX7I

DRAM 64M pSRAM x16, ADM, 133MHz, Ind temp
Stock : 0

W948D6FB / W948D2FB 256Mb Mobile LPDDR TABLE OF CONTENTS 1. GENERAL DESCRIPTION .................................................................................................. 4 2. FEATURES .......................................................................................................................... 4 3. PIN CONFIGURATION ........................................................................................................ 5 3.1 Ball Assignment: LPDDR x16 ..................................................................................................... 5 3.2 Ball Assignment: LPDDR x32 ..................................................................................................... 5 4. PIN DESCRIPTION ............................................................................................................. 6 4.1 Signal Descriptions ..................................................................................................................... 6 4.2 Addressing Table ........................................................................................................................ 7 5. BLOCK DIAGRAM .............................................................................................................. 8 5.1 Block Diagram ............................................................................................................................ 8 5.2 Simplified State Diagram ............................................................................................................ 9 6. FUNCTION DESCRIPTION ............................................................................................... 10 6.1 Initialization ............................................................................................................................... 10 6.1.1 Initialization Flow Diagram ............................................................................................................. 11 6.1.2 Initialization Waveform Sequence ................................................................................................. 12 6.2 Register Definition .................................................................................................................... 12 6.2.1 Mode Register Set Operation ........................................................................................................ 12 6.2.2 Mode Register Definition ............................................................................................................... 13 6.2.3. Burst Length ................................................................................................................................. 13 6.3 Burst Definition ......................................................................................................................... 14 6.4 Burst Type ................................................................................................................................ 15 6.5 Read Latency ............................................................................................................................ 15 6.6 Extended Mode Register Description ....................................................................................... 15 6.6.1 Extended Mode Register Definition ............................................................................................... 16 6.7 Status Register Read ................................................................................................................ 16 6.7.1 SRR Register (A n:0 = 0) .............................................................................................................. 17 6.7.2 Status Register Read Timing Diagram .......................................................................................... 18 6.8 Partial Array Self Refresh ......................................................................................................... 19 6.9 Automatic Temperature Compensated Self Refresh ................................................................ 19 6.10 Output Drive Strength ............................................................................................................. 19 6.11 Commands ............................................................................................................................. 19 6.11.1 Basic Timing Parameters for Commands .................................................................................... 19 6.11.2 Truth Table - Commands ............................................................................................................. 20 6.11.3 Truth Table - DM Operations ....................................................................................................... 21 6.11.4 Truth Table - CKE ........................................................................................................................ 21 6.11.5 Truth Table - Current State BANKn - Command to BANKn ........................................................ 22 6.11.6 Truth Table - Current State BANKn, Command to BANKn ......................................................... 23 7. OPERATION ...................................................................................................................... 24 7.1. Deselect ................................................................................................................................... 24 7.2. No Operation ........................................................................................................................... 24 7.2.1 NOP Command ............................................................................................................................. 25 7.3 Mode Register Set .................................................................................................................... 25 Publication Release Date : Oct, 15, 2012 - 1 - Revision : A01-004 W948D6FB / W948D2FB 256Mb Mobile LPDDR 7.3.1 Mode Register Set Command ....................................................................................................... 25 7.3.2 Mode Register Set Command Timing ........................................................................................... 26 7.4. Active ....................................................................................................................................... 26 7.4.1 Active Command ........................................................................................................................... 26 7.4.2 Bank Activation Command Cycle .................................................................................................. 27 7.5. Read ........................................................................................................................................ 27 7.5.1 Read Command ............................................................................................................................. 28 7.5.2 Basic Read Timing Parameters ..................................................................................................... 28 7.5.3 Read Burst Showing CAS Latency ................................................................................................ 29 7.5.4 Read to Read ................................................................................................................................. 29 7.5.5 Consecutive Read Bursts .............................................................................................................. 30 7.5.6 Non-Consecutive Read Bursts ...................................................................................................... 30 7.5.7 Random Read Bursts .................................................................................................................... 31 7.5.8 Read Burst Terminate.................................................................................................................... 31 7.5.9 Read to Write ................................................................................................................................. 32 7.5.10 Read to Pre-charge ..................................................................................................................... 32 7.6 Write ......................................................................................................................................... 33 7.6.1 Write Command ............................................................................................................................. 34 7.6.2 Basic Write Timing Parameters ..................................................................................................... 34 7.6.3 Write Burst (min. and max. tDQSS) ............................................................................................... 35 7.6.4 Write to Write ................................................................................................................................. 35 7.6.5 Concatenated Write Bursts ............................................................................................................ 36 7.6.6 Non-Consecutive Write Bursts ...................................................................................................... 36 7.6.7 Random Write Cycles .................................................................................................................... 37 7.6.8 Write to Read ................................................................................................................................. 37 7.6.9 Non-Interrupting Write to Read ...................................................................................................... 37 7.6.10 Interrupting Write to Read ........................................................................................................... 38 7.6.11 Write to Precharge ....................................................................................................................... 38 7.6.12 Non-Interrupting Write to Precharge ............................................................................................ 38 7.6.13 Interrupting Write to Precharge ................................................................................................... 39 7.7 Precharge ................................................................................................................................. 39 7.7.1 Precharge Command ..................................................................................................................... 40 7.8 Auto Precharge ......................................................................................................................... 40 7.9 Refresh Requirements .............................................................................................................. 40 7.10 Auto Refresh ........................................................................................................................... 40 7.10.1 Auto Refresh Command .............................................................................................................. 41 7.11 Self Referesh .......................................................................................................................... 41 7.11.1 Self Refresh Command ............................................................................................................... 42 7.11.2 Auto Refresh Cycles Back-to-Back ............................................................................................. 42 7.11.3 Self Refresh Entry and Exit ......................................................................................................... 43 7.12 Power Down ........................................................................................................................... 43 7.12.1 Power-Down Entry and Exit ......................................................................................................... 43 7.13 Deep Power Down .................................................................................................................. 44 7.13.1 Deep Power-Down Entry and Exit ............................................................................................... 44 7.14 Clock Stop .............................................................................................................................. 45 Publication Release Date : Oct, 15, 2012 - 2 - Revision : A01-004

Tariff Desc

8542.32.00 -- Memories
               Monolithic integrated circuits:
Winbond Elec
WINBOND ELECTRONICS
WINBOND ELECTRONICS CORP AMERICA

Looking for help? Visit our FAQ's Section to answer to all your questions

 

X-ON Worldwide Electronics

Welcome To X-ON ELECTRONICS
For over three decades, we have been advocating and shaping the electronic components industry. Our management complements our worldwide business scope and focus. We are committed to innovation, backed by a strong business foundation. If you need a trustworthy supplier of electronic components for your business – look no further.
 

Copyright ©2024  X-ON Electronic Services. All rights reserved.
Please ensure you have read and understood our Terms & Conditions before purchasing.
All prices exclude GST.

Image for all the cards that are accepted Image for all the cards that are accepted Image for all the cards that are accepted Image for all the cards that are accepted Image for all the cards that are accepted